5fee428ece1c923e1a6ba9441e23403c92e40c28
Recovered from the 'Projecten' backup in Local\check this. The design files there only differed from this repo by line endings; ram1.mif and the .qip files are needed to regenerate the IP cores but are excluded by .gitignore, so they are added explicitly.
Languages
Verilog
100%