Add routed PSU carrier board layout (rev 0.1)

Browse Source

- Placement script (layout_pcb.py): LV left, HV right, panel connector on the
  boundary, terminal blocks on the edges, heatsink space for the TO-220s
- Freerouting-based routing script (route_pcb.py) that routes with oversized
  tracks/vias and shrinks them, giving 3 mm HV-to-LV and 1.3 mm HV-to-HV
- Custom DRC rules (plasma_dmd_psu.kicad_dru) with documented exceptions
- Wide TO-92 footprints; schematic generator now keeps symbol UUIDs
- DRC: 0 violations, 0 unconnected pads, schematic parity OK

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>

...

This commit is contained in:

mangavalkandClaude Opus 5.5 committed 2026-10-24 02:58:35 +02:00

1 parent dbc1f0041f

commit 28c666506e

11 files changed

+30816 -422

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

hardware/kicad/pcb-top.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 941 KiB